TAMIL SELVAN R

B.E - ELECTRONICS AND COMMUNICATION ENGINEERING

tamil.rajendran2023@gmail.com SALEM-636501

9025341815

https://www.linkedin.com/in/ta mil-selvan

OBJECTIVE:

Ahighlymotivated and passionate electronics engineering fresher with a strong foundation in both VLSI design and embedded systems. Skilled in digital electronics, HDL (Verilog/VHDL), microcontrollers, C programming and embedded solutions while continuously learning new technologies in embedded domains.

TECHNICAL SKILLS:

- Programminglanguages: Python.
- Embedded Systems: Arduino UNO, ESP32.
- VLSI: HDL (Verilog/VHDL)
- Software tools: Tinkercad, Wokwi, Arduino IDE.

EDUCATION:

- KSR INSTITUTE FOR ENGINEERING AND TECHNOLOGY 2023-2027
  B.E - ECE CGPA - 7.2 upto 5thsem.
- SVB HIGHER SECONDARY SCHOOL,MECHERI 2023
  HSC PERCENTAGE - 67%
- SVB HIGHER SECONDARY SCHOOL,MECHERI 2021
  SSLC PERCENTAGE -

INTERNSHIP:

Hailstone technology -

- I have gained hands-on experience in semiconductor design and developed IoT-based applications for real-time data monitoring and processing.
- I have learned hardware–software integration and sensor interfacing using Arduino, enhancing knowledge of communication protocols like MQTT and Wi-Fi.

Nxtgen instruments - Erode **16 June,2025 - 30 June,2025**

- I have gained hands-on experience in VLSI design flow, including RTL design, simulation, and verification using Verilog.
- I have learned fundamentals of digital circuit design and FPGA/ASIC implementation, focusing onlogicoptimization and testing.

PROJECT:

- Ihavedesigned and developed an IoT-based Noise Pollution Monitoring System using ESP32 and sound sensor (LM393) for real-time noise level detection and cloud-based data visualization through Blynk.
- I have gained practical experience in sensor interfacing, IoT communication (Wi-Fi), and embedded system design, contributing to smart city environmental monitoring solutions.

CERTIFICATIONS:

- I have done the course in MATLAB
- I have participated in INTELLINA 2K25 hackathon in CIT, CBE.
- RTL Design using Verilog HDL
- Functional Verification using System Verilog and UVM